Hero

Building a stronger European semiconductor ecosystem with the European Network of Chips Competence Centers

About aCCCess

aCCCess (Alliance of Chips Competence Centres for Enhanced Semiconductor Services) is a four-year Coordination and Support Action launched in March 2025 under the EU Chips Act. It aims to build a strong, interconnected European Network of Chips Competence Centres (ENCCC) that enables innovation, facilitates access to advanced semiconductor services, and strengthens Europe’s position in the global semiconductor value chain.

Blumorpho
CZECH NATIONAL SEMICONDUCTOR CLUSTER, z.s.
MESAP (CENTRO SERVIZI INDUSTRIE SRL)
Minalogic
SILICON ALPS CLUSTER GMBH
SILICON SAXONY
VDI/VDE INNOVATION + TECHNIK GMBH

Network

Our network is comprised of Chip Competence Centers, Pilot lines and Design Platforms. Together, PLs and the DP empower the CCCs with cutting-edge infrastructure.

What is a Competence Center?

A Chips Competence Centre (CCC)is a hub of excellence providing access to specialised semiconductor knowledge, training, prototyping, testing, and small-scale production. These centres are pivotal to Europe's semiconductor strategy by:

  • Supporting SMEs and start-ups with innovation services
  • Bridging the gap between research and industry
  • Promoting regional and pan-European know-how in chips and microelectronics

What is a Pilot Line & a Design Platform?

Pilot Lines (PLs) are advanced manufacturing facilities that help scale innovations from research to production, enabling validation in relevant environments.

The Design Platform (DP) is a cloud-based virtual environment providing state-of-the-art Electronic Design Automation (EDA) tools and design libraries to:

  • Accelerate chip design and prototyping
  • Enable collaboration across Europe
  • Support education and skills development in semiconductor design

Events

Preview Card

Advanced PDK workshop: N2 and A14 nanosheet pathfinding and applications

Mar 25, 2026 09:00 CETMar 26, 2026 16:00 CET

Imec 1Kapeldreef 75, Leuven, Belgium

## In-depth workshop on advanced CMOS technology nodes (N2 and A14), co-organized by Europractice and the NanoIC pilot line. ### Training information This two-day event combines theoretical insights with practical design experience, using two different EDA tools: Cadence and Synopsys.Why join?Gain early design experience on the most advanced CMOS technology...

Event hosted byNanoIC

Preview Card

POEMS Semiconductor Spring School 2026

Apr 06, 2026 19:00 GMTApr 10, 2026 22:00 GMT

University of AveiroCampus Universitario de Santiago, Aveiro - Portugal

The POEMS Semiconductor Spring School is an introductory week designed for advanced bachelor and early master students eager to explore the frontiers of microelectronics and semiconductors. Over five days, participants will dive into the main POEMS areas: Chip Design, Advanced Packaging, and Emerging Technologies. Through lectures, demonstrations, and talks by leading...

Event hosted byPOEMS - Portuguese Competence Centre in Semiconductors

Preview Card

Webinar | Austrias Semiconductor Ecosystem and Opportunities around EBSCON 2026

Apr 08, 2026 14:00 CETApr 08, 2026 15:30 CET

Online

The online webinar will take place on 8 April from 14:00 15:30. During the webinar, we will also inform you about the upcoming trade mission to EBSCON in October 2026. This mission offers participants the opportunity to exchange knowledge and best practices, visit leading companies and R&D facilities, and...

Event hosted byChipNL Competence Centre, AT-C3, Silicon Alps

EU Logo

aCCCess has received funding from the European Union’s Digital Europe Chips JU under Grant Agreement No 101217840.

Funded by the European Union. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or [name of the granting authority]. Neither the European Union nor the granting authority can be held responsible for them.